Docket No.: M-5333-1C US

IS Inventors: Chian-Min R. Ho, et al.

Serial No. 09/849,005

1/15





Fig. 1A






Fig. 1C







Fig. 1D

4/15







5/15




Fig. 2D




Fig. 2E







Fig. 2F



9/15










Fig. 3B

INP1

IINP1

CLOCK

CLOCK P

CLOCKS

Q

Q

Q

REG1

REG1

88A

88B

86A

D

12/15

86

INP2

ASYNC1

INP2

88M

ASYNC2

88

89

MUX

Q

86B

86C

OUT1_

<u>87</u>

D

REG2

REG2

Fig. 3E

Fig. 3F 89A 89B 89B

PREV

SELECT

D

D

13/15

Write into at least a majority of storage elements of the circuit the values held in Current State

81

Force each "Previous Value Register " to hold the value of first storage element in state prior to Current State 82


Force each "Asynchronous Mux Select Register" to the value that causes "Mux" to select its input from the "Previous Value Register"

Force the simulation to proceed for a non-zero time period.


(Time period is a small fraction of the simulation cycle period).

Force each "Asynchronous Mux Select Register" to the value that causes "Mux" to select its input from first storage element

Fig. 3G



15/15



TOWASION, OF A SOL

بنز